Hasil Pencarian  ::  Simpan CSV :: Kembali

"Telah banyak usaha yang dilakukan untuk menyederhanakan proses implementasi suatu algoritma ke dalam rangkaian digital, yang sering disebut sebagai Application Specific Integrated Circuit (ASIC). Selain ringkas dan menjadi makin modular, rangkaian digital juga menjanjikan proses yang lebih cepat dibandingkan dengan eksekusi algoritma yang dijalankan oleh general purpose processor (GPP). Sebuah aigoritma yang dieksekusi oleh GPP harus dipecah-pecah terlebih dahulu menjadi serangkaian intruksi primitif yang dimengerti oleh GPP. Waktu proses total adalah hasil akumulasi delay pada setiap komponen dalam arsitektur GPP. Semakin komplek arsitektur suatu GPP akan semakin banyak pula komponen yang terlibat. Pada akhirnya, makin besar pula delay yang terakumulasi. Disain untuk meningkatkan parallelisme dan optimalisasi concurrent process yang tertuang dalam arsitektur GPP kadang-kadang tidak dimanfaatkan oleh urutan intruksi primitif yang dihasilkan oleh sebuah compiler. Dalam kasus tertentu, beberapa komponen sangat minim keterlibatannya namun tetap mengkontribusi delay. Dengan pertimbangan beberapa hal tersebut di atas, implementasi suatu algoritma langsung ke dalam rangkaian digital menjadi lebih diminati. Jika implementasi GPP berbasis komponen pemroses, maka ASIC menerapkan implementasi berbasis proses. Dengan pendekatan proses, beberapa langkah instruksi primitif dalam GPP dapat diselesaikan hanya dengan saw clock cycle dalarn sebuah ASIC. Untuk memudahkan disainer dalam merancang ASIC, laporan ini memaparkan penelitian yang menghasilkan library modul pemroses aritmetis (arithmetic unit). Library modul yang disediakan adalah unit-unit pemroses terkecil yang dapat di-reuse untuk aneka implementasi algoritma. Library yang dihasilkan adalah suatu set parameterized VHDL code yang dapat dikustomisasi untuk berbagai variasi lebar data serta tingkat kinerja. Disajikan pula hasil uji coba perbandingan modul-modul dalam library serta kinerjanya di atas beberapa jenis platform."

"This textbook introduces readers to the fundamental hardware used in modern computers. The only pre-requisite is algebra, so it can be taken by college freshman or sophomore students or even used in Advanced Placement courses in high school. This book presents both the classical approach to digital system design (i.e., pen and paper) in addition to the modern hardware description language (HDL) design approach (computer-based). This textbook enables readers to design digital systems using the modern HDL approach while ensuring they have a solid foundation of knowledge of the underlying hardware and theory of their designs. This book is designed to match the way the material is actually taught in the classroom. Topics are presented in a manner which builds foundational knowledge before moving onto advanced topics. The author has designed the content with learning goals and assessment at its core. Each section addresses a specific learning outcome that the learner should be able to do after its completion. The concept checks and exercise problems provide a rich set of assessment tools to measure learner performance on each outcome. This book can be used for either a sequence of two courses consisting of an introduction to logic circuits (Chapters 1-7) followed by logic design (Chapters 8-13) or a single, accelerated course that uses the early chapters as reference material.Written the way the material is taught, enabling a bottom-up approach to learning which culminates with a high-level of learning, with a solid foundation;Emphasizes examples from which students can learn: contains a solved example for nearly every section in the book;Includes more than 600 exercise problems, as well as concept check questions for each section, tied directly to specific learning outcomes."

"Perancangan VLSI dengan hybrid VHDL merupakan metode desain untuk menghasilkan Sistem On Chip yang berbasis FPGA Xilinx Spartan 3. Sistem yang di desain adalah arsitektur CPU yang terdapat di Ocean Bottom Unit (OBU) Tsunami Early Warning System. Proses desain di implementasikan pada FPGA board Xilinx Spartan 3. Perancangan VLSI CPU OBU dengan metode hybrid VHDL di lakukan dengan urutan proses desain yaitu membuat kode VHDL untuk menyimpan data pengukuran dan mengolah dengan algoritma mofjeld, Mengubah kode VHDL menjadi RTL, Mengubah RTL menjadi schematic dan kode verilog, Mengubah verilog menjadi CMOS layout, Menggunakan kode VHDL sebagai configure device pada XC3S200, genetrate PROM file pada XCF02S. Hasil rancangan adalah VLSI 0,25 μm pada CPU OBU dengan jumlah gerbang logika yang digunakan sebanyak 699 buah dan 347 buah flipflop. Sedangkan dalam teknologi VLSI kapasitas adalah 10k -1M. Dengan metode hybrid VHDL jumlah gate pada desain CPU OBU masih dapat ditingkatkan dengan cara meningkatkan memori simpan sebanyak mungkin.

---

VLSI design with a hybrid VHDL is a design methods to produce a System On Chip based on CMOS layout. The designed system is CPU architecture located on Ocean Bottom Unit Tsunami Early Warning System. The design process implemented on Xilinx Spartan 3 FPGA board.

Design of VLSI OBU CPU with a hybrid VHDL method is done by order of the design process is to make VHDL code for storing and processing the measurement data with the algorithm mofjeld, Changing the VHDL code into RTL, Changing RTL into schematic and verilog file, Changing verilog code into CMOS layout, Using the VHDL code as configure devices on the XC3S200, generating PROM files on XCF02S Xilinx Spartan.

The design results is VLSI 0,25 μm in CPU OBU with 699 logic gates and 347 flip-flops. While in VLSI technology the capacity is 10k-1M. With a hybrid method the gate of CPU OBU can be increased by increasing the memory as much as possible."

"This textbook for courses in Digital Systems Design introduces students to the fundamental hardware used in modern computers. Coverage includes both the classical approach to digital system design (i.e., pen and paper) in addition to the modern hardware description language (HDL) design approach (computer-based). Using this textbook enables readers to design digital systems using the modern HDL approach, but they have a broad foundation of knowledge of the underlying hardware and theory of their designs. This book is designed to match the way the material is actually taught in the classroom. Topics are presented in a manner which builds foundational knowledge before moving onto advanced topics. The author has designed the presentation with learning goals and assessment at its core. Each section addresses a specific learning outcome that the student should be able to do after its completion. The concept checks and exercise problems provide a rich set of assessment tools to measure student performance on each outcome.- Written the way the material is taught, enabling a bottom-up approach to learning which culminates with a high-level of learning, with a solid foundation;- Emphasizes examples from which students can learn: contains a solved example for nearly every section in the book;- Includes more than 1000 exercise problems, as well as concept check questions for each section, tied directly to specific learning outcomes."